IMPROVEMENTS IN OR RELATING TO ASSEMBLY OF SEMICONDUCTOR DEVICE, INTERPOSER AND SUBSTRATE

BACKGROUND OF THE INVENTION

5

10

15

20

25

30

The present invention relates to improvements in or relating to an assembly of a semiconductor device, an interposer and a substrate. The present invention further relates to a capacitor, a semiconductor device equipped capacitor assembly, a capacitor equipped substrate assembly, an interposer, a semiconductor device equipped interposer assembly and an interposer equipped substrate assembly suited for use assembly of a semiconductor device, an interposer and a substrate. The present invention further relates to an interposer of the type to be interposed between a semiconductor device and a package in which semiconductor device is encased or mounted and having a wiring for electrically connecting the semiconductor device and the package with each other. The present invention further relates to a method of producing an interposer of the above-described type.

packages Recently, various assemblies or in which a so-called interposer is disposed between an IC and a circuit board in place of connecting the IC chip with the circuit board. meantime, by the advancement of the integrated circuit technology, the operation speed of the IC chip This amplifies the noise at the becoming higher. power circuit or the like and possibly causes Thus, in the above-described erroneous operation. assembly, an attempt has been made to remove the noise and thereby attain a desirable supply of power to the IC chip. For example, it has already been proposed to embed a capacitor in the circuit board side and connect the capacitor to the IC chip by interposing therebetween conductors of the interposer as disclosed in Japanese Unexamined Patent Publication No. 2000-349225.

5

10

25

30

Further, with respect to a method of connecting a mounting substrate of an IC package or the like and a printed circuit board such as a motherboard, there has been proposed to connect the mounting substrate and the printed circuit board by interposing therebetween an interposer as disclosed in Unexamined Japanese Patent Publication No. 2000-208661.

SUMMARY OF THE INVENTION

wiring (capacitor Generally, in case a connecting wiring) connecting between a capacitor and 15 an IC chip is provided, the possibility that noise is capacitor connecting wiring on the superposed increases with increase in the length of the capacitor connecting wiring. Accordingly, in order to enhance the ability of removing noise, it is desirable to make 20 the capacitor connecting wiring as shorter as possible.

In the meantime, in the above-described assembly in which the capacitor is embedded in the circuit board side, the length of the wiring (capacitor connecting wiring) becomes naturally longer than that corresponding to the thickness of the interposer. Accordingly, in order to attain further reduction of noise and thereby improve the reliability of the assembly, it has been considered necessary to make a certain new countermeasure.

Further, in the assembly in which the capacitor is embedded in the circuit board side, a circuit board added with value must be entirely thrown away even in

the case only the capacitor is defective due to short or a defect of insulation resistance. For this reason, the amount of loss becomes large, thus making it difficult to manufacture the assembly at low cost.

5 Further, as a method of attaining low resistance inductance, it is considered to make the and low capacitor larger in size (i.e., larger in capacitance). However, in recent circuit boards, conductor circuits are, in many cases, formed so densely so as to lie over a plurality of layers so that there are not left 10 in the circuit boards themselves any space in which such a large-sized capacitor is embedded. Further, if it is forcedly tried to embed a large-sized capacitor in the circuit board, the freedom in the formation of the conductor circuit becomes smaller, thus causing a 15 possibility that formation of the conductor circuit becomes considerably difficult.

Further, there has heretofore been proposed nothing about the structure for connecting the IC chip and the mounting substrate of the IC package or the like by interposing therebetween an interposer.

20

25

30

It is accordingly an object of the present invention to provide an assembly of a semiconductor device, a capacitor and a substrate and an assembly of a semiconductor device, an interposer and a substrate that are excellent in the noise removing ability and can be produced with ease and at low cost.

It is another object of the present invention to provide a capacitor, a semiconductor device equipped capacitor assembly, a capacitor equipped substrate assembly, an interposer, a semi-conductor equipped interposer assembly and an interposer equipped

substrate that are suited for use in the assembly of a semiconductor device, a capacitor and a substrate.

It is a further object of the present invention to provide an interposer to be interposed between an IC chip and an IC package which can provide a highly reliable electrical connection between the IC chip and the IC package.

5

10

15

20

25

It is a further object of the present invention to provide a method of producing an interposer of the foregoing character.

To achieve the above object, there is provided according to an aspect of the present invention an semiconductor device having assembly comprising a surface-connecting terminals, a substrate having surface-connecting pads, and a capacitor having approximately plate-shaped capacitor main body having a first surface on which the semiconductor device is mounted and a second surface at which the capacitor main body is mounted on the substrate and a plurality electrically conductive penetrating vias of capacitor main body between the first and second surface-connecting and connected to the surfaces terminals and the surface-connecting pads.

Further, as a suitable component or unit assembly, there above-described realizing the provided according to another aspect of the present comprising an approximately invention a capacitor plate-shaped capacitor main body having а first device which a semiconductor surface on surface-connecting terminals is to be mounted and a 30 a plurality of electrically surface, and second conductive vias penetrating the capacitor main body between the first and second surfaces for connection 5

10

15

30

with the surface-connecting terminals. Further, as a component or unit for realizing the above-described assembly, there is provided according to a further aspect of the present invention a semiconductor device equipped capacitor assembly comprising a semiconductor device having surface-connecting terminals, approximately plate-shaped capacitor having an capacitor main body having a first surface on which the semiconductor device is mounted and a second surface and a plurality of electrically conductive vias penetrating the capacitor main body between the and connected the second surfaces surface-connecting terminals. Further, as a suitable component or unit for realizing the above-described assembly, there is provided according to a further aspect of the present invention a capacitor equipped substrate having assembly comprising a substrate surface-connecting pads, and a capacitor having a having plate-shaped capacitor main body a first second surface and a plurality of surface 20 and а electrically conductive vias penetrating the capacitor main body between the first and second surfaces and the surface-connecting pads, the connected to capacitor being mounted at the second surface on a surface of the substrate. 25

Accordingly, in the above-described assembly of a semiconductor device, a capacitor and a substrate, the capacitor itself has a function of an interposer and is disposed in the position where the interposer Namely, as compared with the should be disposed. conventional structure, the semiconductor device and are disposed closer and capacitor the connected to each other. By this effect, the wiring

connecting between the semiconductor device and the capacitor (capacitor connecting wiring) can be considerably shorter or can be completely eliminated. Accordingly, it becomes possible to reduce the noise that intrudes into a wiring between the semiconductor device and the capacitor considerably and prevent a defect such as an erroneous operation, thus making it possible to attain a high reliability in operation.

Further, in case the capacitor is defective, it will do to throw away the capacitor only since the 10 capacitor is not embedded in the circuit substrate side, so that it is not necessitated to throw away the Accordingly, as compared entire circuit substrate. with the convention structure in which the capacitor is embedded in the circuit substrate side, the loss of 15 money can be decreased and therefore the semiconductor package can be produced at low cost. Furthermore, since the capacitor is not embedded in the circuit substrate side, it is free from the restriction of be large-sized and therefore can 20 space increased in the capacity) relatively easily, while at the same time the circuit substrate itself can be produced with ease.

The semiconductor device herein used is of the terminals. The surface-connecting 25 having surface-connecting terminal is intended to indicate a adapted and terminal for electrical connection attain the electrical connection by surface-to-surface the meantime, the surface-to-surface Ιn joining. joining indicates a case in which pads such 30 terminals are arranged in linear array or grid array (including zigzag array) on the flat surfaces articles and joined together to electrically connect

the articles to each other. The semiconductor device is not limited in size and shape but is preferably large-sized so as to be 10 mm or larger at one side. Further, the thermal expansion coefficient of the semiconductor device is preferably equal to or larger than 2.0 ppm/ $^{\circ}$ C and smaller than 5.0 ppm/ $^{\circ}$ C. As a concrete example of such a semiconductor device is enumerated a semiconductor integrated circuit chip (IC chip) made of silicon of the thermal expansion coefficient of about 5.0 ppm/ $^{\circ}$ C.

10

15

term "thermal expansion coefficient" indicate the thermal expansion used to in the direction (XY direction) coefficient (CTE) crossing the thickness direction (z direction) right angles while indicating a value measured by TMA (Thermal Machine Analysis) at the temperature from 0"TMA" is an analysis prescribed, example, in Japan Printed Circuit Association standard (JPCA-BU01).

The substrate described above is of the type 20 An example of such a having surface-connecting pads. which semiconductor is a substrate on substrate devices and other electronic parts are mounted, substrate on which circuit particularly a semiconductor devices and other electronic parts are 25 mounted and which has a conductor circuit electrically connecting the semiconductor devices and electronic The material for forming the parts to each other. bе selected limited but can is not substrate consideration of the cost, accordingly with 30 machinability, insulation ability, mechanical strength, As the substrate described above are enumerated, etc.

for example, a resin substrate, ceramic substrate, metallic substrate, etc.

As a concrete example of a resin substrate are EΡ (epoxy) resin substrate, PΙ enumerated an (polyimide) resin substrate, BT (bismaleimide triazin) 5 substrate, PPE (polyphenylene ether) substrate, etc. Further, substrates made of composite materials of the resins described above and glass fiber (woven glass fiber or unwoven glass fiber) or organic fiber such as polyamide fiber can be used. 10 Further, a substrate made of a composite material obtained by impregnating a thermosetting resin such as three-dimension network-shaped epoxy resin in a fluoroplastic base such as continuously porous PTFE (polytetrafluoroethylene) can be used. As a concrete 15 example of the ceramic substrate described above are enumerated an alumina substrate, beryllia substrate, glass ceramic substrate, substrate made of a lowtemperature firing material such as crystallized glass. example of the metallic substrate concrete 20 As а described above are enumerated a copper substrate, copper alloy substrate, a substrate made of a single metal other than copper, a substrate made of an alloy of a metal other than copper, etc. In the meantime, resin substrates and ceramic 25 almost all of the substrates have a thermal expansion coefficient of 5.00 ppm/ $^{\circ}$ C or larger.

Further, the surface-connecting pad is a terminal pad for electrical connection and adapted to attain the electrical connection by surface-to-surface joining. Such surface-connecting pads are arranged, for example, in linear array or grid array (including zigzag array).

The capacitor described above is a so-called via array type capacitor including a capacitor main body and a plurality of electrically conductive vias. this kind of capacitor, a first inner layer electrode electrically connected to a first electrically conductive via and a second inner layer electrode electrically connected a second electrically to alternately conductive via stacked within are dielectric layers constituting the capacitor main body.

5

10

15

20

25

30

The electrically conductive vias described above penetrate the capacitor main body between the first surface thereof second and anđ the electrically connected at one ends to the surfaceconnecting terminals and at the other ends to the surface-connecting pads. Such electrically conductive vias are formed by disposing a column of an electrically conductive material within each of via holes penetrating the capacitor main body. The electrically conductive material is not limited to particular one but as the electrically conductive are enumerated, for example, metal a material containing one or more metals selected from the group consisting of copper, gold, silver, platinum, lead, solder, tungsten, palladium, nickel, tin, titan. Further, the electrically molybdenum and conductive via can be formed by a known technique, for example, by filling a paste containing an electrically conductive metal in the via holes, plating the via holes with an electrically conductive metal or pressfitting electrically conductive metal members in the form of a pin in the via holes. In the meantime, in case the electrically conductive vias are formed by filling an electrical conductive paste in the via holes penetrating the capacitor main body, a method of sintering the ceramic substrate and the paste at the same time (simultaneous sintering method) employed or a method of first sintering the ceramic thereafter performing filling and substrate sintering of the paste (post-sintering method) may be employed.

5

10

15

25

select the shape the Ιt will do to of electrically conductive via in accordance with surface-connecting terminal or a surface-connecting to which the electrically conductive via connected. example, in case the surface-For connecting terminal or pad is flat, it is preferable that the electrically conductive via has end portions protruding from the first and second surfaces, i.e., end portions in the form of bump. In the meantime, for joining of the electrically conductive via and the surface-connecting terminal or pad, a method of holding their end surfaces opposed to each other and using an electrically joining them together bу 20 conductive material such as solder and electrically conductive resin can be employed.

The dielectric layers of the capacitor main body are formed by using a ceramic material. As a suitable material, for example, an oxide system ceramic such as $PbTiO_2$, $BaTiO_3$, $SrTiO_3$ and TiO_2 but non-oxide system ceramic (e.g., ceramic of a nitride system) may be selected.

expansion coefficient of the thermal The capacitor main body is not limited but preferably 30 smaller than that of the substrate and less than 20.0 ppm/\mathbb{C} , more preferably less than 10.0 ppm/\mathbb{C} . meantime, the thermal expansion coefficient of the

capacitor main body is preferably not less than 2.0 ppm/C and less than 20.0 ppm/C and more preferably not less than 2.0 ppm/ $^{\circ}$ C and less than 10.0 ppm/ $^{\circ}$ C. the thermal expansion preferably, more coefficient of the capacitor main body is in the range 5 not less than 2.0 ppm/ $^{\circ}$ C and less than 10.0 ppm/ $^{\circ}$ C, while being nearly equal to or larger than that of the This is because when semiconductor device. thermal expansion coefficient of the capacitor main body is 10.0 ppm/ $^{\circ}$ C or less, the difference in the 10 thermal expansion coefficient between the capacitor the semiconductor device becomes and main body sufficiently small, thus making it possible to reduce an influence of thermal stress on the semiconductor device sufficiently. Accordingly, in case an IC chip 15 made of silicon of the thermal expansion coefficient of about 3.0 ppm/ $^{\circ}$ C is selected, it is preferable to use a capacitor main body of the thermal expansion coefficient not less than 3.0 ppm/ $^{\circ}$ C and less than 5.0 20 ppm/℃.

Further, it is preferable that the capacitor main body not only has a low expansion property as but a high rigidity (e.g., high described above Namely, it is preferable that the Young's modulus). rigidity (e.g., Young's modulus) of the capacitor main body is at least higher than that of the semiconductor device and specifically the Young's modulus is 200 GPa or more, particularly 300GPa or higher. This is because when the capacitor main body has rigidity, it can withstand a thermal stress even if the thermal stress is large. Accordingly, it becomes possible to prevent bending of the capacitor main body

25

30

itself and a crack or cracks at the joint between the substrate main body and the semiconductor device.

Further, it is preferable that the capacitor has a low thermal expansion main body not only property and a high rigidity as described above but a Herein, high heat emission property. "high emission property" means that the capacitor main body has at least a heat-emission property (e.g., heat transfer rate) higher than that of the substrate. This is because when the capacitor main body having a 10 high heat-emission property is used it the heat generated bу transmit to possible semiconductor device and thereby emit the same rapidly, thus making it possible to mitigate the thermal stress. Accordingly, the capacitor main body is not subjected 15 to a large thermal stress, thus making it possible to prevent bending of the capacitor main body and a crack or cracks at the joint between the substrate main body and the semiconductor device.

Further, it is preferable that the capacitor main body has an insulation ability. This is because if the capacitor main body does not have an insulation ability, it is necessary to provide the dielectric layers with insulation layers beforehand at the time the electrically conductive vias and electrodes are formed. Accordingly, it becomes possible to prevent the complexity in structure and increase in the work time.

20

25

From the foregoing, it will be understood that
the capacitor main body is preferably formed from an
engineering ceramic material of the nitride system and
having an insulation ability and most preferably
formed from aluminum nitride, silicon nitride or a

mixed ceramic material of aluminum nitride and silicon because the materials described is nitride. This above have a low thermal expansion property, high rigidity, high heat-emission ability and an insulation example, the thermal expansion For ability. coefficient of aluminum nitride is about 4.4 ppm/ $^{\circ}$ and Young's modulus is about 350 GPa. The thermal expansion coefficient of silicon nitride is about 3.0 ppm/℃ and Young's modulus is about 300 GPa.

According to a further aspect of the present 10 invention, there is provided an assembly comprising a surface-connecting semiconductor device having terminals, a substrate having surface-connecting pads, and an interposer having an approximately plate-shaped interposer main body having a first surface on which 15 semiconductor device is mounted and a second surface formed with a recess, the interposer main body being mounted at the second surface on the substrate, further having a plurality the interposer interposer main body side electrically conductive vias 20 penetrating the interposer main body between the first surface and a bottom surface of the recess and electrically connected to the surface-connecting terminals and a capacitor disposed in the recess and having front and rear surfaces and a plurality of 25 capacitor side electrically conductive vias passing through the front and rear surfaces and electrically interposer body main side connected to the and the surfaceelectrically conductive vias 30 connecting pads.

As a suitable component or unit for realizing the assembly of a semiconductor device, an interposer and a substrate, there is provided according to a

further aspect of the present invention an interposer comprising an approximately plate-shaped interposer first surface body having a on which semiconductor device having surface-connecting 5 terminals is mounted and a second surface formed with a recess, a plurality of interposer main body side conductive vias penetrating the electrically interposer main body between the first surface and a electrically surface of the recess and bottom connected to the surface-connecting terminals, and a 10 capacitor disposed in the recess and having front and and a plurality of capacitor surfaces electrically conductive vias passing through the front and rear surfaces and electrically connected to the interposer main body side electrically conductive vias. 15 Further, as a suitable component or unit for realizing the assembly of a semiconductor device, an interposer and a substrate, there is provided according to the present invention further aspect of semiconductor device equipped interposer assembly 20 semiconductor device having surfacecomprising a connecting terminals, and an interposer having an interposer main body having a first surface on which a surface-connecting having semiconductor device terminals is mounted and a second surface formed with 25 a recess, a plurality of interposer main body side conductive penetrating electrically vias the interposer main body between the first surface and a surface of the recess and electrically bottom connected to the surface-connecting terminals, and a 30 capacitor disposed in the recess and having front and surfaces and a plurality of capacitor rear electrically conductive vias passing through the front

5

10

15

20

25

30

and rear surfaces and electrically connected to the interposer main body side electrically conductive vias. Further, as a suitable component or unit for realizing the assembly of a semiconductor device, an interposer and a substrate, there is provided according to a further aspect of the present invention an interposer equipped substrate assembly comprising a substrate having surface-connecting pads, an interposer having approximately plate-shaped interposer main having a first surface and a second surface formed with a recess, the interposer main body being mounted at the second surface on the substrate, a plurality of interposer main body side electrically conductive vias penetrating the interposer main body between the first and second surfaces and electrically connected to the surface-connecting pads and a capacitor disposed in the recess and having front and rear surfaces and a plurality of capacitor side electrically conductive vias passing through the front and rear surfaces and electrically connected to the interposer main body side electrically conductive vias.

Accordingly, by the assembly described above, the capacitor is disposed within the recess of interposer, thus making it possible to the semiconductor device and the capacitor come closer as with the conventional structure and compared resultantly enabling the wiring (capacitor connection wiring) connecting between the semiconductor device be considerably shorter. and the capacitor to Accordingly, it becomes possible to make considerably smaller the noise that intrudes at the joint between the semiconductor device and the capacitor and thereby prevent an erroneous operation and attain a high reliability in operation.

5

10

15

20

25

30

Further, in case the capacitor is defective, it will do to throw away the capacitor only since the capacitor is not embedded in the circuit substrate side, so that it is not necessitated to throw away the entire circuit substrate. Accordingly, as compared with the convention structure in which the capacitor is embedded in the circuit substrate side, the loss of money can be decreased and therefore the semiconductor package can be produced at low cost. Furthermore, since the capacitor is not embedded in the circuit substrate side, it is free from the restriction of therefore can be large-sized space and increased in the capacity) relatively easily, while at the same time the circuit substrate itself can be produced with ease.

With respect to the semiconductor device and the substrate, similar ones to those of the assembly of a semiconductor device, a capacitor and a substrate can be used.

The interposer has an approximately plate-shaped interposer main body. The interposer main body has a first surface and a second surface. On the first surface is mounted the semiconductor device, and at the second surface the interposer is mounted on the surface of the substrate. Further, the second surface of the interposer main body is formed with the recess for disposition of the capacitor. A single recess or a plurality of recesses will suffice. Further, the recess is not particularly limited in the shape and size so long as it can be disposed within the recess. In the meantime, the bottom surface and side surfaces

of the recess that has an open end at the second surface are considered to constitute part of the second surface.

that the thermal expansion is preferable coefficient of the interposer main body is smaller 5 than that of the substrate and specifically less than 10.0 ppm/ $^{\circ}$ C. In the meantime, the thermal expansion coefficient of the interposer main body is preferably 2.0 ppm/ $^{\circ}$ C or more and less than 5.0 ppm/ $^{\circ}$ C. preferably, the thermal expansion coefficient of the 10 capacitor main body is in the range not less than 2.0 ppm/ $^{\circ}$ C and less than 5.0 ppm/ $^{\circ}$ C, while being nearly equal to or larger than that of the semiconductor This is because when the thermal expansion coefficient of the capacitor main body is 10.0 ppm/℃ 15 more (particularly less than 5.0 ppm/ $^{\circ}$), the thermal expansion coefficient difference in between the interposer main body and the semiconductor sufficiently small, thus making device becomes possible to reduce an influence of thermal stress on 20 the semiconductor device sufficiently. Accordingly, in case an IC chip made of silicon of the thermal expansion coefficient of about 3.0 ppm/ $^{\circ}$ is selected, it is preferable to use an interposer main body of the thermal expansion coefficient not less than 3.0 ppm/ $^{\circ}$ 25 and less than 5.0 ppm/ $^{\circ}$ C. In the meantime, it is more preferable that the interposer main body has a smaller thermal expansion property that the capacitor. this is the case, even if a capacitor of a thermal expansion coefficient is used, the thermal 30 expansion coefficient of the entire interposer can be

lowered by the use of the interposer main body described above.

5

10

15

20

25

30

Further, it is preferable that the interposer main body not only has a low expansion property as a high rigidity (e.g., high described above but Young's modulus). Namely, it is preferable that the rigidity (e.g., Young's modulus) of the interposer body is at least higher than that οf main Young's semiconductor device and specifically the modulus is 200 GPa or more, particularly 300GPa or This is because when the interposer main body has a high rigidity, it can withstand a thermal stress even if the thermal stress is large. Accordingly, it becomes possible to prevent bending of the interposer main body itself and a crack or cracks at the joint between interposer main body and the semiconductor device.

Further, it is preferable that the interposer main body not only has a low thermal expansion property and a high rigidity as described above but a high heat emission property. This is because when the interposer main body having a high heat-emission property is used it becomes possible to transmit the heat generated by the semiconductor device and thereby emit the same rapidly, thus making it possible to mitigate the thermal stress. Accordingly, the interposer main body is not subjected to a large thermal stress, thus making it possible to prevent bending of the interposer main body and a crack or cracks at the joint between the interposer main body and the semiconductor device.

Further, it is preferable that the interposer main body has an insulation ability. This is because

if the interposer main body does not have an insulation ability, it is necessary to provide the interposer main body with insulation layers beforehand at the time the electrically conductive vias are formed. Accordingly, it becomes possible to prevent the complexity in structure and increase in the work time.

5

10

15

20

25

30

From the foregoing, it will be understood that the interposer main body is preferably formed from an engineering ceramic material of the nitride system and having an insulation ability and most preferably formed from aluminum nitride, silicon nitride or a mixed ceramic material of aluminum nitride and silicon nitride. This is because the materials described have a low thermal expansion property, high rigidity, high heat-emission ability and an insulation ability.

It is true that a ceramic material of an alumina system causes a large thermal expansion as compared with an insulating engineering ceramic material of a nitride system but it has a desired thermal mechanical physical property and suited as a material for forming the interposer main body. The ceramic material of the alumina system has an advantage that it is lower in price than the insulating engineering ceramic material of the nitride system. Further, a material low-temperature sintering ceramic thermal expansion is small can be used as a material for forming the interposer main body, though inferior in the mechanical physical property to the ceramic material of the alumina system. In the meantime, from point of view of a small resistance electrically conductive vias, it is preferable to use a low-temperature sintering ceramic material such as

glass ceramic and crystallized glass as a material for forming the interposer main body. This is because a low-temperature sintering ceramic material enables the electrically conductive vias to be formed from copper or silver that is a good electrical conductor.

5

10

15

20

25

30

The interposer has a plurality of interposer body side electrically conductive vias. interposer main body side electrically conductive vias penetrate the interposer main body between the first surface and the bottom surface of the recess and are electrically connected at one ends to the surfaceconnecting terminals and at the other ends the capacitor side electrically conductive vias. In the meantime, the interposer may further has interposer side electrically conductive main pody penetrating a region of the interposer main body other than the region where the recess is formed, between the first and second surfaces and electrically surface-connecting connected at one ends to the terminals and at the other ends to the surfaceconnecting pads.

Further, the interposer has the capacitor including the plurality of capacitor side electrically conductive vias, i.e., a so-called via-array type capacitor. The capacitor side electrically conductive vias are formed so as to penetrate the capacitor between the front surface and the rear surface and electrically connected at one ends to the interposer main body side electrically conductive vias and at the other ends to the surface-connecting pads.

The interposer main body side electrically conductive vias and the capacitor side electrically conductive vias are formed by disposing a column of an

electrically conductive material within each of via holes penetrating the interposer main body the The electrically conductive material capacitor. not limited to particular one but as the electrically conductive materially are enumerated, for example, a 5 metal containing one or more metals selected from the group consisting of copper, gold, silver, platinum, solder, tin, lead, tungsten, palladium, nickel, molybdenum and titan. Further, the interposer main side electrically conductive vias and the 10 bodv capacitor side electrically conductive vias can formed by a known technique, for example, by filling a paste containing an electrically conductive metal holes, the via holes with plating an via conductive metal or press-fitting 15 electrically electrically conductive metal members in the form of a pin in the via holes. In the meantime, in case the electrically conductive vias are formed by filling an electrical conductive the via paste in holes penetrating the interposer main body or the capacitor, 20 a simultaneous sintering method may be employed or a post-sintering method may be employed.

shape of the interposer main body The electrically conductive vias is selected suitably in accordance with the shapes of the surface-connecting terminals, the capacitor side electrically conductive and the surface-connecting pads to which interposer main body side electrically conductive vias Further, the shape of the capacitor are connected. side electrically conductive vias is selected suitably in accordance with the shapes of the interposer main electrically conductive vias the and body side surface-connecting pads.

25

30

In the meantime, it is preferable to allot the plurality of interposer main body side electrically conductive vias that penetrate the interposer body between the first surface and the bottom surface of the recess and are electrically connected at one ends to the surface-connecting terminals and at ends to the capacitor side electrically other example, to conductive vias, for a plurality main body side electrically conductive interposer ground vias and a plurality of interposer main body side electrically conductive power vias. Both of the two kinds of interposer main body side electrically conductive vias are disposed within the region of the interposer main body where the recess is formed. On it is preferable to allot the other hand, interposer main body side electrically conductive vias that penetrate the region of the interposer main body other than the region where the recess is formed (i.e., the region around the recess) and are electrically the surface-connecting connected at one ends to the other ends to the surfaceat terminals and connecting pads, for example, to interposer main body side electrically conductive vias for signal lines. This is because generally in the semiconductor device the surface-connecting terminals for signal lines are surface-connecting disposed around the terminals and the surface-connecting power terminals, so that the above-described arrangement of vias on the interposer side is made so as to correspond to the arrangement of terminals on the semiconductor side.

10

15

20

25

30

In this instance, the plurality of capacitor side electrically conductive vias described above preferably include capacitor side electrically

conductive ground vias and capacitor side electrically conductive power vias. In the meantime, the capacitor side electrically conductive ground vias are electrically connected to the interposer main body side electrically conductive ground vias. The capacitor side electrically conductive power vias are electrically connected to the interposer main body side electrically conductive power vias.

5

In the meantime, a plurality of electrically ground vias penetrating short 10 conductive interposer main body between the first surface and the bottom surface of the recess and via pitch changing layers may be formed inside the interposer main body, and at least part of the short ground vias may be the above-described electrically connected to 15 capacitor side ground vias by way of the via pitch Herein, the via pitch changing layers. changing layers indicate electrical conductors in layers and provided for changing the pitch of the capacitor side electrically conductive ground vias (the distance 20 between the centers of adjacent capacitor side ground One or more via pitch changing layers formed inside the interposer main body. Further, the electrically conductive short ground vias indicate the than the above-described shorter 25 vias that are interposer main body side electrically conductive vias and cannot reach the allotted to the ground vias surface. Accordingly, the electrically second conductive short ground vias do not penetrate the interposer main body between the first and second 30 electrically Αt least some of the surfaces. are electrically ground vias conductive short

connected at inner portions thereof to the via pitch changing layers.

5

10

15

20

25

30

Generally, the pitch of the interposer main body side electrically conductive ground vias (i.e., distance between the centers of adjacent interposer main body side electrically conductive ground vias) is restricted by the pitch of the surface-connecting terminals of the semiconductor device. Accordingly, if it is tried to electrically connect the interposer main body side electrically conductive ground vias and the capacitor side electrically conductive ground vias each other without interposing therebetween the above-described kind of via pitch changing layers, the pitch of the capacitor side electrically conductive ground vias are restricted by the pitch of such surface-connecting terminals. However, а difficult to attain desired restriction makes it capacitance and inductance characteristics, leading to the possibility that a desired function cannot be given to the interposer.

In contrast to this, by electrically connecting least part of the electrically conductive short capacitor side to electrically ground vias the conductive ground vias by way of the via changing layers, the freedom in the arrangement of the capacitor side electrically conductive ground vias is basically increased. Accordingly, desired capacitance and inductance characteristics can be attained with ease, thus making it easier to give a desired function to the interposer. Further, this structure makes it possible to thin out the capacitor side electrically conductive ground vias, i.e., to thin out the density of the capacitor side electrically conductive ground vias.

In the meantime, a plurality of electrically conductive power vias penetrating the interposer main body between the first surface and the bottom surface 5 of the recess and via pitch changing layers may be formed within the interposer main body, and at least part of the electrically conductive power vias is the capacitor side electrically connected to conductive power vias by way of the via pitch changing 10 Herein, the via pitch changing layers. indicate electrical conductors in layers and provided the capacitor changing the pitch of electrically conductive ground vias (the between the centers of adjacent capacitor side ground 15 One or more via pitch changing layers vias). formed inside the interposer main body. Further, the electrically conductive short power vias indicate the shorter than the above-described that are vias interposer main body side electrically conductive vias 20 allotted to the power vias and cannot reach the second Accordingly, the electrically conductive surface. short power vias do not penetrate the interposer main body between the first and second surfaces. At least part of the electrically conductive short power vias 25 is electrically connected at inner portions thereof to the via pitch changing layers.

Generally, the pitch of the interposer main body side electrically conductive power vias (i.e., the distance between the centers of adjacent interposer main body side electrically conductive power vias) is restricted by the pitch of the surface-connecting terminals of the semiconductor device. Accordingly,

if it is tried to electrically connect the interposer main body side electrically conductive power vias and the capacitor side electrically conductive power vias to each other without interposing therebetween the above-described kind of via pitch changing layers, the pitch of the capacitor side electrically conductive power vias is restricted by the pitch of the surface-connecting terminals. Such a restriction makes it difficult to attain desired capacitance and inductance characteristics, leading to the possibility that a desired function cannot be given to the interposer.

5

10

15

20

25

30

In contrast to this, by electrically connecting least part of the electrically conductive capacitor side electrically vias to the power ground vias by way of the via pitch conductive changing layers, the freedom in the arrangement of the capacitor side electrically conductive power vias is basically increased. Accordingly, desired capacitance and inductance characteristics can be attained with ease, thus making it easier to give a desired function Further, this structure makes it to the interposer. possible to thin out the capacitor side electrically conductive power vias, i.e., to thin out the density of the capacitor side electrically conductive power vias.

body Further, interposer main and the the structured integrally so as to capacitor may be constitute an integral unit so that the interposer main body side electrically conductive vias and the electrically conductive are capacitor side vias directly connected to each other without interposing therebetween projection electrodes. In case of such integral structure being employed, projection an

electrodes for electrically connecting the interposer main body and the capacitor can be dispensed with, thus making it possible to simplify the structure. Further, by directing connecting the interposer main electrically conductive vias side body capacitor side electrically conductive vias to each becomes to make lower the other, it possible resistance of the interposer. In the meantime, an body interposer main а interposer having an structured integrally can capacitor that are produced by, for example, stacking unsintered ceramic layers and sintering them simultaneously.

10

15

20

25

30

interposer main body and the Further, the capacitor can be structured separately so that the interposer main body side electrically conductive vias and the capacitor side electrically conductive vias electrically connected by way of projection In case of such a separate structure electrodes. the freedom in selection οf the employed, being materials for forming the interposer main body and the capacitor and in selection of the method of producing the interposer can be increased.

According to a further aspect of the present provided an interposer there is invention, electrical connection between a semiconductor device and a package in which the semiconductor device is a capacitor portion comprising having a mounted, dielectric layer between inner layer electrodes, and a surrounding portion surrounding a lateral periphery of the capacitor portion and made of a material having a thermal expansion coefficient smaller than that of the dielectric layer.

The above-described interposer is provided with a capacitor portion having a dielectric layer between layer electrodes, and a surrounding lateral periphery of the capacitor surrounding a and made of a material having a thermal portion expansion smaller than that of the dielectric layer. For this sake, in case a rise of the temperature capacitor portion the causes thermal around dielectric layer, the expansion of the thermal expansion of the dielectric layer is restricted or surrounding portion since the suppressed by the thermal expansion of the surrounding portion of a smaller thermal expansion coefficient is Accordingly, it occurs less frequently that a stress applied at the joint between the semiconductor device and the package due to the thermal expansion of the dielectric layer.

5

10

15

30

It is more preferable that the surrounding portion has a high Young's modulus, e.g., 200 GPa, 20 preferably 300 GPa. By the high Young's modulus, a deformation of the surrounding portion caused when a high thermal stress is applied from the package, or the like to the surrounding portion is small, thus making it possible to restrict or suppress the thermal expansion of the dielectric more efficiently.

The surrounding portion may be structured so as to surround all of the lateral periphery of the capacitor portion. By this, the thermal expansion of the dielectric can be restricted or suppressed sufficiently, thus making it possible to make further higher the reliability in the connection between the semiconductor device and the package.

It is preferable that the thermal expansion coefficient of the material forming the surrounding portion is equal to or smaller than 10 ppm/ $^{\circ}$ C. By this, thermal expansion of the surrounding portion is hard to be caused in response to a rise of the temperature around the capacitor portion, thus making it possible to make wider the temperature range in which the thermal expansion of the dielectric is restricted or suppressed effectively. As an example of such a material can be enumerated alumina or the like.

5

10

A wiring for electrical connection between the IC device and the package may be formed so as to penetrate at least partially the surrounding portion. for connection with region 15 this, the semiconductor device and the package can be widened surrounding portion, thus enabling interposer to be connected with a larger semiconductor device and package. In case the wiring is formed further in the surrounding portion as described above, 20 it is preferable that the surrounding portion is made of a material having a specific inductive capacity lower than that of the dielectric (e.g., 15 or less). possible to prevent capacity By this, it becomes coupling of wires of the wiring provided to 25 surrounding portion and thereby prevent transmission of erroneous signals between the semiconductor device and the package through the wires provided to surrounding portion.

30 The interposer may be equipped with the semiconductor device or the package beforehand. As an example of such an assembly can be considered a semiconductor equipped interposer assembly in which a

semiconductor device is connected to the wiring of the interposer, an interposer equipped package assembly in which a package is connected to the wiring of the interposer, and an assembly in which the semiconductor device and the package are connected by interposing therebetween the interposer.

5

10

15

20

25

30

According to a further aspect of the present invention, there is provided a method of producing an interposer for electrical connection between semiconductor device and a package in which mounted, the device is interposer semiconductor including a capacitor portion having a dielectric electrodes, the layer between inner layer method surrounding portion comprising forming a surrounds the capacitor portion from a material having a thermal expansion coefficient smaller than that of the dielectric layer.

By the method of producing the interposer, a surrounding portion that surrounds the capacitor portion is formed from a material having a thermal expansion coefficient smaller than that ofdielectric layer. Accordingly, an interposer that is capable of maintaining a good condition of connecting between the semiconductor device and the package even when a thermal expansion of the dielectric layer is temperature around rise of the the caused by a semiconductor device can be produced.

The above-described step of forming the surrounding portion may comprise forming the portion integrally with the capacitor surrounding portion. By this, it becomes possible to produce an interposer in which the capacitor portion and

surrounding portion are fitted together with an increased assuredness.

The above-described step of forming the surrounding portion may comprise fitting the capacitor portion in the surrounding portion. By this, the capacitor portion and the surrounding portion can be produced separately. Accordingly, various kinds of capacitor portions can be combined with various kinds of surrounding portions to produce various kinds of interposers.

5

10

25

30

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic sectional view of a semiconductor package (assembly) consisting of an IC chip (semiconductor device), capacitor and a circuit substrate (substrate) according to an embodiment of the present invention;

FIG. 2 is a schematic sectional view of the capacitor of FIG. 1;

FIG. 3 is a schematic sectional view of an IC chip equipped capacitor (semiconductor device equipped capacitor assembly) constituting the semiconductor package of FIG. 1;

FIG. 4 is a schematic sectional view illustrating mounting of the IC chip equipped capacitor on the circuit substrate;

FIG. 5 is a schematic sectional view illustrating mounting of an IC chip on a capacitor equipped circuit substrate (capacitor equipped substrate assembly) according to a modification of the first embodiment;

FIG. 6 is a schematic sectional view of a semiconductor package (assembly) consisting of an IC chip (semiconductor device), an interposer

(interconnect substrate) with a built-in capacitor and a circuit substrate (substrate) according to a second embodiment of the present invention;

FIG. 7 is a schematic sectional view of the 5 interposer with the built-in capacitor of FIG. 6;

FIG. 8 is a schematic sectional view of the interposer with the built-in IC chip equipped capacitor (semiconductor device equipped interposer) constituting the semiconductor package of FIG. 6;

10 FIG. 9 is a schematic sectional view illustrating mounting of the interposer with the built-in IC chip equipped capacitor on the circuit substrate:

FIG. 10 is a schematic sectional view illustrating mounting of the IC chip on the circuit substrate with the interposer having the built-in capacitor (interposer equipped substrate) according to a modification of the second embodiment;

FIG. 11 is a schematic sectional view of a semiconductor package (assembly) consisting of an IC chip (semiconductor device), an interposer with a built-in capacitor and a circuit substrate (substrate) according to another modification of the second embodiment;

25 FIG. 12 is a schematic sectional view of the interposer with the built-in capacitor of FIG. 11;

30

FIG. 13 is a semiconductor package (assembly) consisting of an IC chip (semiconductor device), an interposer with a built-in capacitor and a circuit substrate (substrate) according to a further a modification of the second embodiment;

FIG. 14 is a schematic sectional view of a semiconductor package (assembly) consisting of an IC

chip (semiconductor device), an interposer with a built-in capacitor and a circuit substrate (substrate) according to a third embodiment of the present invention;

FIG. 15 is a schematic perspective view of a semiconductor package (assembly) including an interposer according to a fourth embodiment of the present invention;

FIG. 16 is a sectional view taken along the line 10 16-16 in FIG. 15;

FIG. 17 is a view similar to FIG. 15 but shows the semiconductor package in a state prior to mounting of an IC chip on a package;

FIG. 18 is a flowchart of a method of producing 15 an interposer for use in the semiconductor package of FIG. 15:

FIGS. 19A to 19E are schematic sectional views illustrating the method of FIG. 18;

FIG. 20 is a flowchart of another method of 20 producing the interposer for use in the semiconductor package of FIG. 15;

FIGS. 21A to 21D are schematic sectional views illustrating the method of FIG. 20;

FIGS. 22A and 22B are schematic perspective views of a modification of the fourth embodiment;

FIG. 23 is a schematic sectional view of another modification of the fourth embodiment; and

FIG. 24 is a schematic perspective view of a further modification of the fourth embodiment.

30 DESCRIPTION OF THE PREFERRED EMBODIMENTS

[First embodiment]

Referring first to FIGS. 1 and 5, a semiconductor package (an assembly of a semiconductor

device, a capacitor and a substrate) according to a first embodiment of the present invention is generally indicated by 11 and of the LGA (land grid array) type including an IC chip (semiconductor device) capacitor 31 and a circuit substrate (substrate) 41. In the meantime, the semiconductor package 11 is not limited to the LGA type but can be of any other type such as BGA (ball grid array) type and PGA (pin grid array) type. The IC chip 21 having a function of MPU (micro processing unit) is in the form of a flat plate 10 square and made of silicon of of 10 expansion coefficient of about 3.0 ppm/ $^{\circ}$. On the upper side surface of the IC chip 21 is formed a circuit element (not shown). On the other hand, on the lower side surface of the IC chip 21 is formed a 15 plurality of surface-connecting terminals 22 in the form of bumps.

The circuit substrate 41 is in the form of a square flat plate and has an upper surface 42 and a lower surface 43. The circuit substrate 41 is a so-20 called multilayer circuit board and includes plurality of resinous insulation layers 44 and plurality of conductor circuits 45. Ιn this insulation layer embodiment, each resinous formed from an insulation material made up of glass 25 Each conductor cloth impregnated with epoxy resin. circuit 45 is made of copper film or copper-plating The thermal expansion coefficient of such a circuit substrate 41 ranges from 13.00 ppm/ $^{\circ}$ C to 16.00 ppm/ $^{\circ}$ C. On the upper surface 42 of the circuit 30 substrate 41 are formed surface-connecting pads 46 On the lower that are arranged in a grid array. surface 43 of the circuit substrate 41 are formed

plurality of surface-connecting pads 47 that arranged in a grid array for electrical connection In the meantime, the with a mother board (not shown). surface-connecting pads 47 for electrical connection with the mother board are arranged at larger pitches than those of the surface-connecting pads electrical connection with the capacitor 31. The insulation layers 44 are provided with resinous electrically conductive vias 48 so that the conductor 45, surface-connecting pads 46 and circuits surface-connecting pads 47 that are provided to 44 electrically layers are insulation different connected to each other by way of the electrically conductive vias 48. Further, on the upper surface of substrate 41 are mounted the circuit semiconductor devices and electronic parts (not shown) capacitor addition to an ΙC chip equipped in (semiconductor device equipped capacitor assembly) 61.

5

10

15

20

25

30

As shown in FIGS. 1 and 2, the above-described capacitor 31 is of the via array type and includes a capacitor main body 38 in the form of a square flat plate and having an upper surface (first or lower surface (second 32 and a or surface) The capacitor main body 38 is formed 33. surface) from an aluminum nitride substrate having a multilayer Namely, the capacitor 31 is a laminated structure. Such an aluminum nitride substrate ceramic capacitor. has thermal expansion coefficient of about a Young's modulus of about 350 and Accordingly, the thermal expansion coefficient of the capacitor main body 38 is smaller than that of circuit substrate 41 and larger than that of the IC chip 21. That is, the capacitor 31 of this embodiment

has a thermal expansion character lower than that of the circuit substrate 41 and rather close to that of the IC chip 21. Further, since the Young's modulus of the aluminum nitride substrate is higher than that of the IC chip 21, the capacitor 31 of this embodiment has a high rigidity.

· 5

10

15

20

25

30

capacitor main body 38 constituting capacitor 31 has a plurality of via holes (through holes) extending between the upper surface 32 and the lower surface 33 and arranged in a grid array. vias correspond in position to the respective surfaceof the circuit substrate connecting pads 46 Within such via holes are provided a plurality of electrically conductive vias 35 made of W (tungsten) that is a kind of high melting point metal. upper end surface of each via 35 is provided an upper end side bump 36 having a nearly semi-spherical shape. The upper end side bumps 36 protrude upward from the upper surface 32 and are connected to the surfaceconnecting terminals 22 on the IC chip 21 side. the lower end surface of each electrically conductive via 35 is provided a lower end side bump 37. lower end side bumps 37 protrude downward from the lower surface 33 and are connected to the surfaceconnecting pads 46 on the circuit substrate 41 side.

aluminum nitride substrate Further, in the constituting the capacitor main body 38 are disposed inner layer electrodes 34 that are arranged in the form of stacked layers by way of aluminum nitride layers that are dielectric layers. More specifically, the electrically conductive vias 35 are classified i.e., first electrically into three groups, conductive vias, second electrically conductive vias and third electrically conductive vias. The layer electrodes are classified into two groups, i.e., first inner layer electrodes and second inner layer electrodes. The first inner layer electrodes and the second inner layer electrodes are stacked alternately with predetermined distances therebetween. The first the first electrodes are connected to inner electrically conductive vias and the second inner electrodes are connected to the second electrically the meantime, the conductive vias. Ιn electrically conductive vias are not connected any of the inner layer electrodes.

10

Accordingly, in the semiconductor package 11 structured as above, the circuit substrate 41 side and the IC chip 21 side are electrically connected by way 15 the electrically conductive vias 35 of Thus, transmission of a signal is capacitor 31. performed between the circuit substrate 41 and the IC chip 21 by way of the capacitor 31 that also has a function of an interposer, while a power for operating 20 the IC chip 21 as MPU is supplied. In this case, the above-described signal is inputted through the third electrically conductive vias, and the above-described is supplied through the first electrically power the second electrically vias and 25 conductive Since the semiconductor package 11 conductive vias. is provided with the capacitor 31, the noise that is otherwise superposed on the power potential and the ground potential can be removed assuredly. Ιn the meantime, while the semiconductor package 11 of this 30 embodiment is provided with only one capacitor this is not for the purpose of limitation but it can be provided with a plurality of capacitors 31.

The method of producing the semiconductor package 11 will now be described.

Firstly, by using a known ceramic green sheet forming technique, a plurality of aluminum nitride green sheets are prepared. Then, at predetermined 5 positions of each green sheet are formed via holes that penetrate the green sheet between the front and rear surfaces by punching or the like processing. Further, within the via holes of each green sheet are filled W paste thereby forming filled paste layers 10 the electrically that to bе formed into Further, on one side of each conductive vias 35. green sheet is printed W paste thereby forming a printed paste layer of a predetermined pattern that is later to be formed into the inner layer electrode 34. 15 Then, the green sheets are stacked and compressed to be joined together. Thereafter, the green sheets are sintered (i.e., sintered simultaneously) an reducing atmosphere at a predetermined temperature thereby sintering aluminum nitride and w paste. 20 main body 38 having the result. the capacitor electrically conductive vias 35 and the inner layer electrodes 34 is produced. Further, on the opposite surfaces of each of the electrically conductive vias 35 of the capacitor main body 38 are printed masses of 25 solder paste. Then, the printed masses of solder paste on the opposite surfaces οf each of the electrically conductive vias 35 are melted. masses of solder paste are thus caused to bulge out and formed into a semi-spherical shape thereby being 30 formed into bumps 36 at upper surface side and bumps at the lower surface side. Resultantly, the 37 capacitor 31 of FIG. 2 is completed.

Then, on the upper surface 32 of the thus completed capacitor 31 is mounted the IC chip 21. At this time, the surface-connecting terminals 22 at the IC chip 21 side and the upper surface side bumps 36 at the capacitor 31 side are aligned with each other. Then, the upper surface side bumps 36 are heated to reflow and thereby joined to the respective surface-connecting terminals 22. As a result, an IC chip equipped capacitor (semiconductor device equipped capacitor assembly) 61 is completed.

5

10

15

20

capacitor 61 the IC chip equipped Then, mounted on the circuit substrate 41 in such a manner that the lower surface side bumps 37 on the capacitor 31 side and the surface-connecting pads 46 circuit substrate 41 side are aligned with each other (refer to FIG. 4). Thereafter, the lower surface side bumps 37 are heated to reflow and thereby joined to the respective surface-connecting pads 46. As a result, the semiconductor package 11 shown in FIG. 1 is completed.

Accordingly, the following effects can be obtained by this embodiment.

(1) In case of the semiconductor package 11 of embodiment, the capacitor 31 itself has function of an interposer and is placed at a position 25 where the interposer should be disposed. Namely, as compared with the conventional structure, the IC chip capacitor 31 are disposed closer 21 and the directly connected to each other. For this reason, (i.e., capacitor connecting 30 the wiring connecting between the IC chip 21 and the capacitor 31 can be eliminated almost completely. Thus, the noise tending to intrude through a joining portion between the IC chip 21 and the capacitor 31 can be suppressed and reduced to a quite small value, thus making it possible to attain a semiconductor package of a high reliability and free from such a defect of an operational error caused by the noise.

5

. 10

15

20

- Further, in case the capacitor 31 is defective, it will do to throw away the capacitor 31 only since the capacitor 31 is not embedded in the circuit substrate 41 side, so that throwing away of the entire circuit substrate 41 is not necessitated. Accordingly, as compared with the convention structure in which the capacitor 31 is embedded in the circuit substrate 41, the loss of money can be decreased and therefore the semiconductor package 11 can be produced Furthermore, since the capacitor 31 is at low cost. not embedded in the circuit substrate 41 side, it is free from the restriction of space and therefore can large-sized (i.e., increased in the capacity) relatively easily, while at the same time the circuit substrate itself can be produced with ease. Further, increase in size of the capacitor 31 leads to decrease resistance and inductance, thus making it possible to attain further improvement in removal of noise.
- 25 (3) In the semiconductor package 11, the capacitor main body 38 having a thermal expansion coefficient of less than 5.0 ppm/°C and nearly in the form of a plate is used. Thus, the difference in the thermal expansion coefficient between the capacitor 31 and the IC chip 21 becomes smaller, so that it does not occur that a large thermal stress is directly applied to the IC chip 21. Accordingly, even if the IC chip 21 is large-sized so as to generate a large

amount of heat, crack or cracks are hard to be caused in the IC chip 21. Thus, the semiconductor package 11 can attain a high reliability at the portions to be joined with IC chips or the like.

5 Modification of the first embodiment will be described.

[Modification 1]

10

15

20

25

30

As shown in FIG. 5, the capacitor 31 is soldered to the upper surface 42 of the circuit substrate 41 thereby preparing a capacitor equipped circuit substrate (capacitor equipped substrate assembly) 71 beforehand. Thereafter, the IC chip 21 is soldered to the upper surface 32 of the capacitor equipped circuit substrate 71 thereby forming the desired semiconductor package 11.

[Second embodiment]

Referring to FIGS. 6 to 10, a semiconductor package (an assembly of a semiconductor device, an interposer and a substrate) according to a second embodiment of the present invention will be described. In FIG. 6, the semiconductor package is generally IC includes 131 and an chip indicated bу 21, a capacitor device) (semiconductor interposer (capacitor equipped interposer assembly) 91 and a circuit substrate (substrate) 41.

As shown in FIG. 6, the semiconductor package 131 of this embodiment is of the LGA (land grid array) type including, as described above, the IC chip 21, a capacitor built-in interposer 91 and the circuit substrate 41. In the meantime, the semiconductor package 131 is not limited to the LGA type but can be of another type such as BGA (ball grid array) and PGA (pin grid array). The IC chip 21 and the circuit

substrate 41 are the same as those utilized in the first embodiment, so that detailed description thereto is omitted.

As shown in FIGS. 6 and 7, the capacitor builtin interposer 91 includes an interposer main body 98 5 in the form of a square flat plate having an upper surface (first surface) 92 and a lower surface (second The interposer main body 98 includes an surface) 93. aluminum nitride substrate having a laminated Such an aluminum nitride substrate has a 10 structure. thermal expansion coefficient of about 4.4 ppm/ $^{\circ}$ C and a Young's modulus of about 350 Gpa. Accordingly, the thermal expansion coefficient of the interposer main body 98 is smaller than that of the circuit substrate 41 and larger than that of the IC chip 21. Namely, it 15 can be said that the capacitor built-in interposer 91 in this embodiment has a thermal expansion coefficient smaller than that of the circuit substrate 41 and rather close to that of the IC chip 21. since the Young's modulus of the aluminum nitride 20 substrate is higher than that of the IC chip 21, the capacitor built-in interposer 91 in this embodiment has a high rigidity.

interposer main body 98 has at surface 93 thereof a recess 99 having an open end at surface. The recess 99 is nearly lower rectangular when observed in a plan view. Within the recess 99 is disposed a capacitor 101 having a nearly rectangular shape when observed in a plan view. the meantime, the capacitor 101 is fixedly held within the recess 99 by means of an adhesive layer 108 made of resin. However, a modification that dispenses with the adhesive layer 108 is possible.

25

30

5

10

15

20

25

30

interposer main body 98 constituting capacitor built-in interposer 91 has a plurality of via holes 96 extending between the upper surface 92 and the lower surface 93 and a plurality of via holes 96 extending between the upper surface 92 and the bottom surface of the recess 99, which via holes 96 The via holes 96 are are arranged in a grid array. as to correspond in position arranged so respective surface-connecting pads 46 of the circuit Within the via holes 96 are disposed substrate 41. interposer side electrically conductive vias 95 made of Pb-Sn solder and each having a columnar shape. upper end surface side bump 97 at an upper end surface of each electrically conductive via 95 protrudes from the upper surface 92 and is connected to the IC chip 21 side surface-connecting terminal 22. At the lower main body side the interposer surfaces of electrically conductive vias 95 are provided lower end 100 each having a bumps 94, surface side The lower end surface side bumps semispherical shape. 93 the the lower surface from 100 protrude interposer main body 98 and are connected the surface-connecting pads 46 of the circuit substrate 41. On the other hand, the lower surface side bumps 94 protrude from the bottom surface of the recess 99 and connected to the upper end surfaces of the capacitor 101 side electrically conductive vias 105.

Further, as shown in FIGS. 6 and 7, the capacitor 101 in this embodiment is of a via array type and includes a capacitor main body 104 having an upper surface 102 and a lower surface 103 and in the form of a rectangular flat plate. The capacitor main body 104 includes a barium titanate substrate having a

laminated structure. Namely, the capacitor 101 is a laminated ceramic capacitor having the main body 104 made of a high dielectric. In the meantime, while in the semiconductor package 131 in this embodiment there is provided only one capacitor 101, this is not for the purpose of limitation but a plurality of capacitors 101 may be provided.

5

10

15

20

25

30

The capacitor main body 104 constituting capacitor 101 has a plurality of via holes that extend between the upper surface 102 and the lower surface 103 and that are arranged in a grid array. such via holes are respectively disposed capacitor side electrically conductive vias 105 made of Pb-Sn At the lower end surfaces of the capacitor solder. side electrically conductive vias 105 are disposed lower end surface side bumps 107 having a nearly The lower end surface side bumps semispherical shape. 107 protrude from the lower surface 93 by an amount equal to that of the lower surface side bumps 100 and connected to the circuit substrate 41 side are surface-connecting pads 46.

titanate substrate the barium Further. constituting the capacitor main body 104 has inner layer electrodes 106 in the form of layers that are stacked by way of barium titanate layers serving as More specifically, the capacitor dielectric layers. side electrically conductive vias 105 are classified side i.e., first capacitor into two groups, electrically conductive vias and second capacitor side electrically conductive vias. The inner layer electrodes 106 are classified into two groups, first inner layer electrodes and second inner layer electrodes. The first inner layer electrodes and the second inner layer electrodes are stacked alternately with predetermined intervals. The first inner layer electrodes are connected to the first capacitor side electrically conductive vias and the second inner layer electrodes are connected to the second capacitor vias.

Accordingly, in the semiconductor package 131, the circuit substrate 41 side and the IC chip 21 side are electrically connected to each other by way of the electrically conductive vias 95, 105 of the capacitor 10 built-in interposer 91. Thus, transmission of signals between the circuit substrate 41 and the IC chip 21 is performed by way of the capacitor built-in interposer 91, and at the same time power for operating the IC chip as MPU is supplied. In this case, the signals 15 through the interposer transmitted electrically conductive vias 95 extending between the upper surface 92 and the lower surface 93 of interposer main body 98 and therefore not transmitted capacitor 101 the inside of the 20 through transmitted directly to and from the IC chip 21. In contrast to this, the power is supplied through the interposer main body 98 and the capacitor 101. the power is transmitted through the capacitor side electrically conductive vias 105 inside the capacitor 25 through the body 98 and interposer main electrically conductive vias 95 extending between the upper surface 92 of the interposer main body 98 and the bottom surface of the recess 99. Further, since the semiconductor package 131 is provided with 30 capacitor 101, it is adapted to remove noise otherwise superposed on the power potential and the ground potential assuredly.

Then, the method of producing the semiconductor package 131 structured as above will be described.

Firstly, by the simultaneous ceramic in the first embodiment, the method described capacitor 101 of a structure shown in FIG. 7 is However, since barium titanate prepared beforehand. is used as a ceramic material, the firing temperature is determined so as to meet with the condition. Ιn addition, the interposer main body 98 is prepared as described below.

5

10

Namely, by the known ceramic green sheet forming technique, a plurality of aluminum nitride sheets having at corresponding positions via holes (through holes) 96 that are arranged in a grid array. 15 of the green sheets is formed with part rectangular opening by punching or the like. opening will later be used to constitute the recess 99. The green sheets are stacked and compressed to stick Further, W (tungsten) paste is applied to together. the inner circumferential surfaces of the via holes 96. 20 Then, the stacked body of green sheets is fired in a reducing atmosphere thereby forming the interposer main body 98 including a sintered aluminum nitride In the interposer main body 98, a metallic body. underlayer (not shown) containing tungsten as a major 25 on the formed inner circumferential component is surface of each via hole 96. Further, the surface of the metallic underlayer is processed by electroless and electroless gold plating. nickel plating Thereafter, a high-melting point solder ball of 90%Pb-30 10%Sn and of 0.9 mm in diameter is installed on an upper open end portion of each via hole 96 and heated to melt. As a result, the melted high-melting point

solder moves downward by gravity, thus poured into the via hole 96 and attached to the metallic underlayer on the inner circumferential surface of the via hole 96 thereby forming the interposer side electrically conductive via 95. Further, the upper end surfaces and the lower end surfaces of the interposer side electrically conductive vias 95 are bulged out by the surface tension and thereby formed into upper end side bumps 97 and the lower end side bumps 94, 100.

As a result, the interposer main body 98 having the recess 99 is completed.

10

15

20

25

To the inner surface of the recess 99 of the uncured main body 98 is applied an interposer Under this condition, thermosetting adhesive. capacitor 101 is disposed within the recess heated together with the interposer main body 98 at a predetermined temperature. As a result, by way of the lower end surface side bumps 94 that are reflowed by heating, the interposer main body side electrically conductive vias 95 and the capacitor side electrically Further, by conductive vias 105 are joined together. curing of the thermosetting adhesive, the capacitor to the recess 99 and held inside of 101 is adhered the same assuredly. As a result, the capacitor builtin interposer 91 shown in FIG. 7 is completed.

Then, on the upper surface 92 of the capacitor built-in interposer 91 is mounted the IC chip 21. At this time, the surface-connecting terminals 22 of the IC chip 21 and the upper end surface side bumps 97 on the capacitor built-in interposer 91 side are aligned with each other. Then, heating is carried out to reflow the upper end surface side bumps 97 thereby joining the upper end surface side bumps 97 and the

surface-connecting terminals 22 together. As a result, an IC chip equipped capacitor built-in interposer (semiconductor device equipped interposer assembly) 111 as shown in FIG. 8 is completed.

5

10

15

20

25

30

Then, the IC chip equipped capacitor built-in interposer 111 is mounted on the circuit substrate 41 while aligning the lower end surface side bumps 100, chip equipped capacitor built-in 107 on the IC interposer 111 side with the surface-connecting pads 46 on the circuit substrate 41 side (refer to FIG. 9). Then, heating is carried out to reflow the lower end surface side bumps 100, 107 thereby joining the lower 107 and the surfacesurface side bumps 100, As a result, 46 together. connecting pads semiconductor package 131 shown in FIG. 6 is completed. Accordingly, this embodiment can attain

Accordingly, this embodiment can attain the following effects.

- (1) In case of the semiconductor package 131 of this embodiment, the capacitor 101 is disposed inside the recess 99 of the interposer 91 such that the IC chip 21 and the capacitor 101 come closer as compared As a result, with the conventional structure. (capacitor connecting wiring) connecting wiring between the IC chip 21 and the capacitor 101 can be considerably shorter. Accordingly, noise intruding through a joining portion between the IC chip 21 and the capacitor 101 can be suppressed so as to be reduced considerably, thus making it possible to attain a high reliability in operation without causing any defect such as an erroneous operation.
 - (2) Further, if the capacitor 101 is defective, it will do to throw away the capacitor 101 only since the capacitor 101 is not embedded in the circuit

substrate 41 side, so that throwing away of the entire circuit substrate 41 is not necessitated. Accordingly, as compared with the convention structure in which the capacitor 101 is embedded in the circuit substrate 41, the loss of money can be decreased and therefore the semiconductor package 131 can be produced at low cost. Furthermore, since the capacitor 101 is not embedded in the circuit substrate 41 side, it is free from the restriction of space and therefore can be large-sized (i.e., increased in the capacity) relatively easily, while at the same time the circuit substrate itself can be produced with ease. Further, increase in size of the capacitor 101 contributes to decrease in the resistance and inductance, thus making it possible to attain further improvement in removal of noise.

the semiconductor package 131, (3) interposer main body 98 having a thermal expansion coefficient of less than 5.0 ppm/ $^{\circ}$ C and nearly in the form of a plate is used. Thus, the difference in the thermal expansion coefficient between the interposer main body 98 and the IC chip 21 becomes smaller, so that it does not occur that a large thermal stress is directly applied to the IC chip 21. Accordingly, even if the IC chip 21 is large-sized so as to generate a large amount of heat, crack or cracks are hard to be caused in the IC chip 21. Thus, the semiconductor package 131 can attain a large reliability at the portions to be joined with IC chips or the like.

Modifications of the second embodiment will be 30 described.

[Modification 2-1]

10

15

20

25

As shown in FIG. 10, the capacitor built-in interposer 91 is soldered to the upper surface 42 of

the circuit substrate 41 thereby preparing a capacitor built-in interposer equipped circuit substrate assembly) equipped (interposer Thereafter, the IC chip 21 is soldered to beforehand. surface 92 of capacitor built-in the the upper the desired thereby forming interposer 91 semiconductor package 131.

[Modification 2-2]

In the capacitor built-in interposer 91 shown in FIG. 6, the interposer main body 98 and the capacitor 10 101 are structured so as to be separate from each other and joined together by way of the adhesive layer 108 and the lower end surface side bumps contrast to this, in a capacitor built-in interposer FIGS 11 and 12 according in shown 15 modification of the present invention, the interposer main body 98 and the capacitor 101 are structure so as Namely, the each other. with integral to bе interposer main body 98 and the capacitor 101 directly connected without interposing therebetween 20 the adhesive layer 108 and the lower end surface bumps In this case, the end surface side bumps 94 for electrically connecting the interposer main body 98 the capacitor 101 can be dispensed with, thus making it possible to simplify the structure of the 25 semiconductor package 131. Further, by connecting the interposer main body side electrically conductive vias 95 and the capacitor side electrically conductive vias directly to each other, the resistance of the capacitor built-in interposer 141 can be made smaller. 30

Then, the method of producing the capacitor built-in interposer 141 will be described. Firstly, by the known ceramic green sheet forming technique, a

plurality of alumina green sheets (unsintered ceramic body) having at corresponding positions thereof via holes (through holes or first electrically conductive via forming holes) 96 arranged in a grid array. part of the green sheets is formed with a rectangular opening by punching or the like. Such an opening will later be used to constitute the recess 99. The green sheets are formed into the interposer main body 98 after sintering. In the meantime, within the through holes of the green sheets are filled beforehand paste (electrically conductive material) such as nickel by printing for instance. Masses of nickel paste within the through holes are later formed into the interposer side electrically conductive vias 95 and the capacitor side electrically conductive vias 105.

10

15

20

25

30

A predetermined number of green sheets having been filled with the above-described electrically conductive material are stacked to form a stacked green sheet body. Then, each time one green sheet having the rectangular opening is stacked stacked green sheet body, a pattern of ceramic paste layer is formed in the rectangular opening by screen printing. The thickness of the thus printed ceramic paste layer after dried is nearly the same as that of the green sheet having been stacked immediately before The ceramic material to be screen the printing. constitutes dielectric layers. later printed Accordingly, such a ceramic material that becomes higher in the dielectric constant than alumina after sintering should be selected. In this embodiment, a slurry that becomes a barium titanate after sintering is used as the above-described ceramic material. the meantime, the ceramic material is preferably of the kind that can be sintered together with the green nickel paste Then, bу printing of (electrically conductive material), a pattern nickel paste layer is formed on the ceramic material this time, layer having already been printed. Αt nickel paste printed in hole portions where the are later to not formed laver is ceramic constitute the electrically conductive vias 105 at the The nickel paste layer on capacitor portion. surface of the printed ceramic layer is later formed into the inner layer electrode 106.

Then, by the repetition of stacking and sticking by pressing of each green sheet, printing of ceramic paste and printing of nickel paste, a stacked body is formed and thereafter sintered in an oxidizing atmosphere. Namely, the green sheets (unsintered ceramic body), unsintered ceramic material layers and unsintered nickel paste are heated altogether and sintered simultaneously.

Thus, by the production method, the capacitor built-in interposer 141 shown in FIGS 11 and 12 can be obtained assuredly.

[Third embodiment]

10

15

Referring to FIG. 13, a semiconductor package

25 (an assembly of a semiconductor device, an interposer
and a substrate) according to a third embodiment of
the present invention is generally indicated by 181
and includes an IC chip (semiconductor device) 21,
capacitor built-in interposer 151 and a circuit
30 substrate (substrate) 41.

The capacitor built-in interposer 151 in this embodiment includes a plurality of interposer side electrically conductive ground vias 182 and a

plurality of interposer side electrically conductive power vias 183. Both of the two kinds of interposer side electrically conductive vias 182. 183 within recess forming area of the a disposed interposer main body 98. Within the recess forming area are similarly disposed a plurality of 188 and electrically conductive ground vias plurality of short electrically conductive power vias On the other hand, a plurality of interposer 189. main body side electrically conductive vias 184 for disposed outside of the lines are signal forming area of the interposer main body 98 (i.e., at a portion surrounding the recess 99) so as to surround the above-described two kinds of interposer main body side electrically conductive vias 182, 183. In the meantime, the interposer main body side electrically conductive vias 182, 183 are arranged at a pitch equal to that of the surface-connecting terminals of the IC chip 21 and set at a value ranging from about 100 $\mu\,\mathrm{m}$ to 250 μ m.

10

15

20

25

30

Further, the capacitor built-in interposer of capacitor 101 has within the this embodiment plurality of capacitor side electrically conductive ground vias 192 and a plurality of capacitor side electrically conductive vias 193. The pitch of the two kinds of capacitor side electrically conductive vias 192, 193 is several times larger than that of the surface-connecting terminals 22 of the IC chip 21 and is set, in this embodiment, at a value ranging from Namely, the capacitor about 200 μ m to about 600 μ m. 192, electrically conductive vias 193 side arranged relatively not so densely but coarsely, i.e., in such a manner that some of them removed.

Within the interposer main body 98 is formed a electrically conductive via pitch changing layer 185 by printing and sintering of tungsten. A plurality of electrically conductive ground vias 188 are thereof to the lower ends connected at the electrically conductive via pitch changing layer 185 but not extended so as to reach the bottom of the recess 99. Further, a plurality of interposer side electrically conductive ground vias 182 are not only connected to the electrically conductive via pitch 185 but also extended through layer changing electrically conductive via pitch changing layer 185 to reach at the lower ends thereof the bottom of the recess 99. The lower ends of the interposer side electrically conductive ground vias 182 penetrating the electrically conductive via pitch changing layer 185 are connected to the capacitor side electrically conductive ground vias 192 by way of the bumps 94. plurality result, the of interposer electrically conductive ground vias 182, the plurality of short electrically conductive ground vias 188 and capacitor electrically plurality of side conductive ground vias 192 are electrically connected to each other by way of the electrically conductive via pitch changing layer 185.

10

15

20

25

30

Further, within the interposer main body 98 is formed another electrically conductive via pitch changing layer 186. The electrically conductive via pitch changing layer 186 is also formed from tungsten past by printing and sintering. In the meantime, the two electrically conductive via pitch changing layers 185, 186 are disposed at positions different in depth. The plurality of short electrically conductive power

vias 189 are connected at the lower ends thereof to the electrically conductive via pitch changing layer 186 but not extended to reach the bottom of the recess 99. interposer main body side electrically The conductive power vias 183 are not only connected to the electrically conductive via pitch changing layer electrically extended through the 186 but also conductive via pitch changing layer 186 so as to have lower ends reaching the bottom surface of the recess The lower ends of the interposer main body side vias 183 extended electrically conductive power through the electrically conductive via pitch changing layer 186 are connected to capacitor side electrically conductive power vias 193. As a result, the plurality of interposer main body side electrically conductive power vias 183, the plurality of short electrically 189 and the plurality of conductive power vias capacitor side electrically conductive power vias 193 are electrically connected to each other by way of the electrically conductive via pitch changing layer 186.

10

15

20

25

30

the above-described having This embodiment the freedom increase structure can basically side electrically arrangement of the capacitor and conductive ground vias 192 the capacitor electrically conductive power vias 193. Accordingly, it becomes possible to attain desired capacitance and inductance characteristics and therefore provide the capacitor built-in interposer 151 with a desired Further, with the structure of operational ability. this embodiment, it becomes possible to remove some of the capacitor side electrically conductive ground vias and the capacitor side electrically conductive power vias 193.

[Fourth embodiment]

Referring to FIGS. 15 to 17, a semiconductor package (an assembly of a semiconductor device, substrate) according to a fourth a interposer and the present invention is generally embodiment of indicated by 201 includes an IC chip (semiconductor device) 230 that is a small piece made up of a silicon circuit of which number substrate (wafer) on a elements such as transistors and resistors are formed. such circuit elements are connected Between 10 The aluminum wires aluminum wires. number of connected to the circuit elements are extended to the lower side surface of the IC chip 230 and connected to A number of pads 232 bump-shaped pads 232. arranged in a grid array on the lower side surface of 15 the IC chip 230 so as to correspond in position to end portions of the aluminum wires located at the lower side surface of the IC chip 230.

package 250 is a receptacle for encasing therewithin an interposer 210 equipped with the IC 20 254 that lower layer a chip 230 and includes which the layer on insulation constitutes an In this embodiment, interposer 210 is disposed. lower layer 254 is made of an epoxy resin. Of course, the lower layer 254 may be made of another insulating 25 material such as a resin material other than epoxy and a ceramic material. In the meantime, in addition to such lower layer 254, an upper layer 252 that serves as an insulation layer covering the IC chip 230 and the interposer 210 may be employed as indicated by 30 two-dot chain lines in FIGS, 15 and 16. By this, the IC chip 230 and the interposer 210 can be embedded or enclosed in the insulation layers so as to protect the IC chip 230 and the interposer 210 effectively from the outside.

lower layer 254 is formed by stacking a The number of rectangular sheets or plate-shaped bodies An electrical conduction made of epoxy resin. connection between adjacent layer sections of lower layer 254 is provided by electrically conductive leads or vias 256 made of copper plating layers or Each electrically conductive via 256 copper films. has a first terminal 257 exposed at the upper surface 10 (upper surface in FIG. 16) of the lower layer 254 and a second terminal 258 exposed at the lower surface (lower surface in FIG. 16) of the lower layer 254. The first terminal 257 is a terminal for connection to the interposer 210 and a number of first terminals 257 15 are arranged in a grid array on the upper surface of the lower layer 254. Further, the second terminal 258 printed circuit substrate side soldered to a assembled IC package is terminal the when installed on a printed circuit board (not shown) such 20 as a motherboard.

A main body of the interposer 210 is made up of a capacitor portion 211 and a surrounding portion 220. The capacitor portion 211 is a region where a stacked ceramic capacitor 212 is disposed. At the upper surface and lower surface of the capacitor portion 211 are directly exposed the supper surface 212a and the lower surface 212b of the stacked ceramic capacitor 212.

25

The stacked ceramic capacitor 212 includes a ceramic layer 214 interposed between inner layer electrodes 213 that serve as terminal plates. A number of such ceramic layers and inner layer

electrodes 213 are stacked alternately so as constitute a stacked structure (multi-layer structure). this reason, each ceramic layer 214 is layer electrodes 213. Ιn the between two inner a material for this embodiment, as meantime, in forming the ceramic layers 214 is used barium titanate (BaTiO3) that is relatively high in specific inductive capacity and thermal expansion coefficient (12 to 13 ppm/℃).

The inner layer electrodes 213 on every other layers are electrically connected to a via electrode 215. The via electrodes 215 are formed so as to penetrate the stacked ceramic capacitor 212 between the upper surface 212a and the lower surface 212b. A number of such via electrodes 215 are provided with predetermined intervals.

layer electrodes 213 the inner stacking alternately and connecting the inner layer electrodes to the via electrodes 215 in the manner as 213 described above, the stacked ceramic capacitor 212 is In such a stacked ceramic capacitor 212 of a multi-layer structure, a number of portions where a charge is stored can be formed in a stacked manner, so that a large electrostatic capacity can be attained by a capacitor of a relatively small size.

20

25

30

As shown in FIG. 17, the surrounding portion 220 is formed so as to surround all the lateral periphery More specifically, the of the capacitor body 211. surrounding portion 220 is formed so as to surround 212f side surfaces 212c to of of four all multilayered ceramic capacitor 212. The upper surface 220a and the lower surface 220b of the surrounding portion 220 and the upper and lower surfaces of the capacitor portion 211 are located nearly on the same respective planar surfaces. The surrounding portion 220 is made of alumina that is a material lower in specific inductive capacity and thermal expansion coefficient (about 8 ppm/ $^{\circ}$ C) than a material (barium titanate) forming the ceramic layers 214. The formed surrounding portion 220 has a relatively high Young's modulus of 300 GPa or more.

Within the surrounding portion 220 are formed columnar electrodes 222 that penetrate therethrough from the upper surface 220a to the lower surface 220b. In the meantime, the surrounding portion 220 is not formed with barium titanate layers such as ceramic layers 214. Thus, the columnar electrodes 222 are not in contact with the barium titanate layers.

In the meantime, in this embodiment, as a material for forming the inner layer electrodes 213, via electrodes 215 and the columnar electrodes 222 is used nickel. In this embodiment, the inner layer electrodes 213, via electrodes 215 and the columnar electrodes 222 constitute a wiring or wires for electrically connecting the IC chip 230 and the package 250 with each other.

20

25

30

As shown in FIG. 17, at the upper surfaces 212a, 220a are disposed the upper ends of the via electrodes 215 and the columnar electrodes 222 in a similar grid array similar to the pads 232 of the IC chip 230. At the respective upper ends of the via electrodes 215 and the columnar electrodes 222 are formed, as shown in FIG. 16, solder bumps 216, 223 bulging out from the surfaces 212a. 220a and having a nearly upper semispherical shape. Further, at the lower surfaces 220b are arranged lower of the via ends 212b,

electrodes 215 and the columnar electrodes 222 in a similar grid array to the first terminal electrodes 257 of the package 250. At the respective lower ends of the via electrodes 215 and the columnar electrodes 222 are formed, as shown in FIG. 16, solder bumps 217, 224 bulging out from the lower surface 212b and having a nearly semispherical shape.

As described above, the surrounding portion 220 is formed in the region of surrounding the capacitor portion 211. For this reason, the columnar electrodes 222 and the bumps 223, 224 are formed in the outside region outside the interposer 210 (i.e., the region adjacent the outer side surface), whereas the via electrodes 215 and the bumps 216, 217 are disposed in the region inside the above-described outside region (refer to FIG. 17).

In this embodiment, a number of via electrodes 215 provided to the capacitor portion 211 are used as wires for supplying power (voltage) to the IC chip 230. Namely, of the via electrodes 215, those connected to 20 the inner layer electrodes 213 that serve as positive poles are used as power wires for the IC chip 230 and those connected to the inner layer electrodes 213 that serve as negative poles are used as ground wires for In the IC chip 230 supplied with the IC chip 230. 25 power in the above-described manner, various kinds of processing DM (e.g., transmission of data and flow columnar executed. The number of is control) electrodes 222 provided to the surrounding portion 220 are used as wires for transmitting electrical signals 30 representative of the above described processing DM.

The interposer 210 is produced by a production process "A" including process steps S100 to S195 shown

in FIG. 18. The process steps will be described with additional reference to FIGS. 19A to 19E which show the process of making the interposer 210.

Firstly, a base sheet 289 made of alumina is prepared. On a peripheral portion of the base sheet 289 is formed an alumina layer 280a made of alumina (S100, FIG. 19A). Then, in the region on the base sheet 289 where the alumina layer 280a is not formed is formed a high dielectric layer 274a made of barium titanate and having a specific inductive capacity of 2000 or larger, and on the high dielectric layer 274a is printed a wiring pattern 273a (S110, S120, FIG. 19B).

10

Then, an alumina layer 280b is formed on the alumina layer 280a so as to lie one above the other 15 (S130), and on the high dielectric layer 274b is printed a wiring pattern 273b (S140, S150). Ву repeating such steps several times, alumina layers 280a to 280e are stacked on the peripheral region of the base sheet 289, whereas on the region inside the 20 peripheral region of the base sheet 289 are stacked a high dielectric layer 274a, a wiring pattern 273a, a high dielectric layer 274b, a wiring pattern 273b, high dielectric layer 274c, a wiring pattern 273c, a high dielectric layer 274d, a wiring pattern 273d and 25 273e in this order dielectric layer (hereinafter, a stacked body in which high dielectric layers and wiring patterns are stacked alternately will be referred to as stacked body CS). meantime, the thickness of each of the alumina layers 30 280a to 280e and the thickness of each of the high dielectric layers 274a to 274e are determined so that in the interposer 210 after a firing step which will be described later the upper surface 220a and the lower surface 220b of the surrounding portion 220 and the upper surface and the lower surface of the capacitor portion 211 (i.e., the upper surface 212a and the lower surface 212b of the multilayered ceramic capacitor 212) are approximately positioned on the same planes, respectively.

Then, through holes 282 are formed in the stacked alumina layers 280a to 280e and through holes 275 are formed in the stacked body CS (S160, S170, FIG. 19D). The through holes 282 and 275 are formed so as to correspond in position to the respective pads 232 arranged on the IC chip 230. Such through holes 282, 275 can be realized by using laser beam.

10

30

Then, in the through holes 282, 275 is filled a 15 (i.e., nickel in this conductive material OM embodiment) (S180, FIG. 19E). By this, the columnar electrodes 222 and the via electrodes 215 are formed. Further, the wiring patterns 273a, 273c or 273b, 273d on every other high dielectric layers 274a to 274e are 20 connected to the via electrodes 215 in the through Such wiring patterns 273a, 273b and the holes 275. high dielectric layers 274a to 274e function as inner layer electrodes 213 and the ceramic layers 214, respectively. 25

Then, the base sheet 289 is separated from the alumina layers 280a to 280e and the stacked body CS (S185). Thereafter, the alumina layers 280a to 280e and the stacked body CS are caused to stick together by high temperature-high pressure pressing. Then, the alumina layers 280a to 280e and the stacked body CS having been stuck together are subjected to degreasing and sintering (S190). By this, the alumina layers

280a to 280e and the stacked body CS are sintered so as to fittingly contact with each other while allowing the high dielectric layers 274a to 274e to fittingly contact with each other.

Then, at the upper and lower end portions of the columnar electrodes 222 and the via electrodes 215 are formed bumps 223, 224 and bumps 216, 217 by surface-printing of solder paste. By this, the interposer 210 having around the capacitor portion 211 the surrounding portion 220 made of alumina is completed.

10

15

20

25

30

In the meantime, while in the above-described production process "A", the through holes 282 of the alumina layers 280a to 280e are formed and filled with the electrically conductive material QM after stacking of the alumina layers 280a to 280e, the alumina layers 280a to 280e may be formed with the through holes and filled with the electrically conductive material one while the above-described in Further, one. process "A" the sintering is performed production after the base sheet 289 is separated from the alumina layers 280a to 280e and the stacked body CS, the base sheet 289 may be sintered together with the alumina layers 280a to 280e and the stacked body CS or cutting after therefrom by shaving separated sintering.

The interposer 210 may be produced by a process other than the above-described production process "A", i.e., a production process "B" shown in FIG. 20. The process steps will be described with additional reference to FIGS. 21A to 21D which show the process of making the interposer 210.

Firstly, a necessary number of sheets 280p made of alumina are prepared, and each sheet 280p is formed

at a central portion thereof with a through hole 271p of a predetermined opening area (S200, S210, FIG. 21A). Then, each sheet 280p is formed at a peripheral portion around the through hole 271p with through holes 282, and thereafter an electrically conductive material QM is filled in the through holes 282 (S220, S230, FIG. 21B).

Then, the sheets 280p are stacked and together by high temperature-high pressure pressing (S240, FIG. 21C). By this, as shown in FIG. masses of the electrically conductive material QM with the through holes 282 of the sheets 280p are joined together to extend continuously between the upper and the thereby forming columnar sheets 280p electrodes 222. Further, by the through holes 271p of stacked sheets 280p is formed a space PF for disposition of a capacitor.

10

15

20

Then, the sheets 280p joined together by pressing are subjected to degreasing and thereafter sintered (S250). By this, a substrate main body including a surrounding portion 220 made of alumina having the space PF at the central portion is formed. In the space PF of the substrate main body is formed the capacitor portion 211.

Then, in the space PF of the substrate main body 25 is disposed the stacked ceramic capacitor 212 that is prepared separately (S260, FIG. 21D). In the meantime, the shape of the space PF of the substrate main body determined depending upon the shape of the is capacitor 212 so as to become nearly equal to 30 outer shape of the capacitor 212 after sintering. Thus, as shown in FIG. 21D, when the capacitor 212 is the space PF, the capacitor 212 is disposed in

fittingly engaged with the inner peripheral wall of the surrounding portion 220 that defines the space PF, without substantially any space therebetween, while allowing the upper surface 212a and the lower surface 212b of the capacitor 212 and the upper surface 220a and the lower surface 220b of the surrounding portion 220 to be positioned approximately on the same planes, respectively. By this, the surrounding portion 220 and the multilayered ceramic capacitor 212 are joined together.

5

10

15

20

25

Then, at the upper and lower end portions of the columnar electrodes 222 and the via electrodes 215 are formed bumps 223, 224 and bumps 216, 217 by surface-printing of solder paste (S270). By this, an interposer 210 having the surrounding portion 220 made of alumina around the capacitor 211 as shown in FIG. 16 is completed.

While in the production process "B" the sheets 280p are formed with the through holes 282 and the through holes 282 are filled with the electrically conductive material one by one separately, such can be done altogether after the sheets 280p are stacked Further, within the space PF of together. substrate main body may be disposed a capacitor other multilayered ceramic capacitor (e.g., than the monolithic ceramic capacitor, film capacitor, aluminum electrolytic capacitor, or the like).

As having been described above, the interposer 210 of this embodiment includes the capacitor portion 30 211 in which the multilayered ceramic capacitor 212 having the ceramic layers 214 made of barium titanate and each interposed between the inner layer electrodes 213 is disposed and the surrounding portion 220 made

a material of a thermal expansion coefficient (about 8 ppm/ $^{\circ}$ C) lower than that of barium titanate (12 to 13 ppm/ $^{\circ}$ C) and surrounding the side of the capacitor portion 211. Thus, in case the temperature a portion around the capacitor portion 211 5 risen due to a high speed operation of the IC chip 230 to cause a certain thermal expansion of the ceramic 214, the thermal expansion of the ceramic layers 214 is suppressed since the surrounding portion 220 has a lower thermal expansion coefficient and a 10 thermal expansion thereof has not yet been caused. Accordingly, the case where stress is applied to the connecting portions connected to the IC chip 230 the package 250 due to the thermal expansion of the ceramic layers 214 occurs at a lower frequency, thus 15 making it possible to make higher the reliability in the connection between the via electrodes 215 and the pads 232 by way of the bumps 216 and in the connection between the via electrodes 215 and the first terminals 257 by way of the bumps 232. 20

Further, the surrounding portion 220 has a relatively high Young's modulus of 300 GPa or more. Accordingly, deformation of the surrounding portion 220 when the surrounding portion 220 receives a high thermal stress from the package 250 is small, thus making it possible to suppress the thermal expansion of the dielectric.

25

Further, since the interposer 210 is structured so that the surrounding portion 220 surrounds all the outer peripheral side of the capacitor portion 211, the thermal expansion of the ceramic layers 214 is suppressed sufficiently by the surrounding portion 220. Accordingly, the reliability in the connection of the

interposer 210 with the IC chip 230 and the package 250 can be made further higher.

Further. in the interposer 210 of this embodiment, the columnar electrodes 222 penetrating the surrounding portion 220 are provided as a wiring connecting between the IC chip 230 and the package 250, in addition to the via electrodes 215 penetrating the multilayered ceramic capacitor 212. Accordingly, the surface area of the interposer 210 for connection with the IC chip 230 and the package 250 is increased up to the surrounding portion 220, thus making it possible for the interposer 210 to be connected with an IC chip and a package that are larger in size. Further, the surrounding portion 220 provided with the columnar electrodes 222 is made of a material (alumina) having a specific inductive capacity lower than that of the 214 serving as а dielectric. ceramic layers Accordingly, it becomes possible to prevent capacityconnection between the columnar electrodes 222 thereby preventing transmission of an erroneous signal between and the package 250 through IC chip 230 columnar electrodes 222.

10

15

20

25

30

In case the interposer 210 is produced by the production process "A" (FIG. 18), the multilayered ceramic capacitor 212 is formed integral with surrounding portion 220 thereby forming the surrounding portion 220 around the capacitor portion 211. Thus, it becomes possible to produce the interposer 210 in which the outer peripheral surface of the multilayered ceramic capacitor 212 and the surrounding portion 220 are fittingly engaged with each other at a high degree.

Further, in case the interposer 210 is produced by production process "B" (FIG. 20), multilayered ceramic capacitor 212 that is prepared separately is fitted in the space PFof the portion 220 thereby forming the surrounding surrounding portion 220 around the capacitor portion By this, it becomes possible to produce the 211. surrounding portion 220 serving as a substrate main Accordingly, body and the capacitor 212 separately. the surrounding portions having the spaces of various freely combined with can be the various capacitors of different shapes and characteristics to obtain various interposers.

The following modifications of the fourth 15 embodiment are possible.

[Modification 4-1]

10

20

25

30

For example, in the production process "B", the capacitor 212 may be formed so as to have a little smaller sectional area with respect a horizontal sectional plane than the space PF of the surrounding portion 220 such that when the capacitor 212 is fitted in the space PF a filler is interposed between the surrounding portion 220 and the capacitor 212 by an additional step. An interposer 310 produced by such an additional step is shown in FIGS. 22A and 22B.

in FIGS. 22A and 22B, in the As shown gap between the surrounding portion 220 and the multilayered capacitor 212 is inserted a filler 290. The filler 290 is formed by filling resin paste into the above-described gap and cured. By the curing of the filler 290, the surrounding portion 220 and the multilayered ceramic capacitor 212 are joined integral unit. By this production constitute an

process, fine adjustment of the position at which the capacitor 212 is fitted in the space PF (capacitor portion 311) of the surrounding portion 220 can be Accordingly, it becomes easy to keep constant the positional relation between the via electrodes (power wires and ground wires) 215 provided to the capacitor portion 311 and the columnar electrodes (signal wires) 222 provided to the surrounding portion 220, thus making it possible to make higher reliability in the connection of the interposer 310 with the IC chip 230 and the package 250. Further, since the filler 290 made of resin is interposed capacitor portion 311 made of barium between the and the surrounding portion 220 made titanate alumina, the mechanical strength of the interposer 310 can be made higher by the effect of the resilience possessed by the filler 290.

[Modification 4-2]

10

15

20

25

30

210 of the fourth the interposer While in embodiment the columnar electrodes 222 are extended straightly so as to penetrate the surrounding portion between the upper surface 220a and the the electrodes 222 columnar 220b, surface formed into another shape. For example, the distance at which the columnar electrode 222 is apart from the capacitor portion 211 can be varied depending upon a variation in the axial or longitudinal position of the columnar electrode 222. With reference to FIG. 23, a having process of an interposer production electrodes 222 will be described columnar modification of the production process "B". In this modification, in the step S220 of FIG. 20, the sheets 280p are formed with the through holes 282 so as to be different in the distance between the through hole 271P and the through hole 282. After wiring layers 292 for connection between the through holes 282 are printed, the electrically conductive material QM filled in the through holes 282 and the sheets 280p Each wiring layer 292 is formed in the are stacked. region extending from the through hole 282 of sheet 280 on which the wiring layer 292 is printed to the through hole 282 of the sheet 280p to be overlaid. By this, the through holes 282 of the upper and lower sheets 280 are electrically connected by way of the wiring layer 292. By the interposer produced by this method, even when the pads connected to the signal wires of the IC chip (corresponding to the pads 232 in the fourth embodiment) are different in position from the first terminals connected to the signal wires of the package (corresponding to the first terminals 257 in the fourth embodiment), connection between the IC chip and the package can be realized.

[Modification 4-3]

10

15

20

25

30

the interposer 210 the of While in embodiment the surrounding portion 220 is formed so as the lateral periphery surround all οf of capacitor portion 211, it can be formed so as surround the lateral periphery part of capacitor portion 211. Such a modification is shown in FIG. 24. As shown in FIG. 24, an interposer 410 according to a third modification has a surrounding portion 420 surrounding three side surfaces 212c to 212e of a multilayered ceramic capacitor 212. By this, when a thermal expansion of the ceramic layers 214 is caused due to a rise of the temperature around the capacitor portion 211, a thermal expansion

direction of the three side surfaces 212c to 212e is restricted or suppressed by the surrounding portion 420. Accordingly, the reliability in the connection of the interposer 410 with an IC chip and a package can be made higher as compared with the conventional structure.

10

15

20

25

Further, while in the fourth embodiment and its modifications, the ceramic layers 214 are formed of barium titanate, it can be formed of a material other than barium titanate and having a high specific inductive capacity such as strontium titanate (SrTiO3), oxide (TiO2). titanate (PbTiO3) and titan embodiment, the fourth Further, while in surrounding portion 220 is formed of alumina, it will suffice to form the surrounding portion 220 material lower in the thermal expansion coefficient than the material forming the ceramic layers 214. example, in case the material forming the ceramic layers 214 is barium titanate, it will suffice to form the surrounding portion 220 of a composite material consisting of alumina and glass (glass ceramic). case the material forming the surrounding portion 220 is glass ceramic, it becomes possible to reduce the occurrence rate of breaking of wire or the like even when the columnar electrodes 222 are made of copper since glass ceramic is sintered at lower temperature than alumina.

In the meantime, in the fourth embodiment and its modifications, it is preferable that the thermal expansion coefficient of the material forming the surrounding portion 220 or 420 is 10 ppm/℃ or smaller. By this, a thermal expansion of the surrounding portion 220 or 420 is hard to be caused by a rise of

the temperature around the capacitor portion 211, thus making it possible to expand the temperature range in which the thermal expansion of the ceramic layers 214 can be restricted or suppressed. Further, it is preferable that the specific inductive capacity of the material forming the ceramic layers 214 is larger than 15 and the specific inductive capacity of the material forming the surrounding portion 220 or 420 is 15 or smaller. In addition, the Young's modulus of the surrounding portion 220 is preferably 200 GPa or more and more preferably 300 GPa or more.

10

15

20

25

30

the fourth embodiment its Further, in modifications, the interposer may be equipped with an chip and/or a package so as to constitute integral unit or assembly. Examples of an assembly are an IC chip equipped interposer assembly in which an IC chip is connected to the via electrodes and the columnar electrodes of the interposer, equipped package assembly in which a interposer package is connected to the via electrodes and the columnar electrodes of the interposer, and an assembly in which the IC chip and the package are connected by interposing therebetween the interposer.

The technical ideas obtained by the embodiments described above will be enumerated.

(1) A capacitor characterized by including a capacitor main body approximately plate-shaped and having a thermal expansion coefficient smaller than $5.0 \text{ ppm/} ^{\circ} \text{C}$, the capacitor main body having a first surface on which a semiconductor device of a thermal expansion coefficient of $2.0 \text{ ppm/} ^{\circ} \text{C}$ or more and less than $5.0 \text{ ppm/} ^{\circ} \text{C}$ and having surface-connecting terminals are to be mounted and a second surface, and a

plurality of electrically conductive vias extending through the first and second surfaces to be electrically connected to the surface-connecting terminals.

- 5 (2) The capacitor according to the technical idea (1), characterized in that the capacitor main body is made of an insulating material.
 - (3) The capacitor according to the technical idea (1), characterized in that the capacitor main body is made of a material having a thermal expansion coefficient smaller than that of the semiconductor device.

10

15

20

- (4) The capacitor according to the technical idea (1), characterized in that the capacitor main body is made of a material having a rigidity higher than at least silicon.
 - (5) The capacitor according to the technical idea (1), characterized in that the capacitor main body is made of a material having a low thermal expansion coefficient and a high rigidity.
 - (6) The capacitor according to the technical idea (1), characterized in that the capacitor main body is made of a material having a Young's modulus of 200 GPa or more.
- (7) The capacitor according the technical idea (1), characterized in that the capacitor main body is made of an insulating ceramic material having a Young's modulus of 200 GPa or more.
- (8) The capacitor according to the technical 30 idea (1), characterized in that the capacitor main body is made of engineering ceramic of nitride system.
 - (9) The capacitor according to the technical idea (1), characterized in that the capacitor body is

made of aluminum nitride, silicon nitride or a mixed ceramic material of aluminum nitride and silicon nitride.

- (10) The capacitor according to the technical 5 idea (1), characterized in that the semiconductor device is sized so as to be 10 mm or larger at one side.
- (11) An interposer characterized by comprising an interposer main body approximately plate-shaped and having a thermal expansion coefficient smaller than 10 5.0 ppm/ $^{\circ}$ C, the interposer main body having a first surface on which a semiconductor device of a thermal than 5.0 ppm/ $^{\circ}$ C and having surface-connecting terminals are to be mounted, the interposer main body further 15 a second surface formed with a recess, having plurality of interposer main body side electrically conductive vias penetrating the interposer main body between the first and a bottom surface of the recess electrically connected 20 and adapted to be surface-connecting terminals, and a capacitor disposed recess, the capacitor having within the front and a rear surface and a plurality surface capacitor side electrically conductive vias passing through the front and rear surfaces and adapted to be 25 the interposer side electrically connected to electrically conductive vias.
 - (12) The interposer according the technical idea (11), characterized in that the interposer main body is made of an insulating material.

30

(13) The interposer according to the technical idea (11), characterized in that the interposer main body is made of a material having a thermal expansion

coefficient lower than that of the semiconductor device.

- (14) The interposer according to the technical idea (11), characterized in that the interposer main body is made of a material having a rigidity higher than at least silicon.
- (15) The interposer according to the technical idea (11), characterized in that the interposer main body is made of a material having a low thermal expansion coefficient and a high rigidity.

10

25

30

- (16) The interposer according to the technical idea (11), characterized in that the interposer main body is made of a material having a Young's modulus of 200 GPa or more.
- (17) The interposer according the technical idea (11), characterized in that the interposer main body is made of an insulating ceramic material having a Young's modulus of 200 GPa or more.
- (18) The interposer according to the technical 20 idea (11), characterized in that the interposer main body is made of engineering ceramic of nitride system.
 - (19) The interposer according to the technical idea (11), characterized in that the interposer main body is made of aluminum nitride, silicon nitride or a mixed ceramic material of aluminum nitride and silicon nitride.
 - (20) The interposer according to the technical idea (11), characterized in that the semiconductor device is sized so as to be 10 mm or larger at one side.
 - (21) The interposer according to the technical idea (11), characterized in that the interposer main body and the capacitor are structured so as to be

integral with each other, the interposer main body side electrically conductive vias and the capacitor side electrically conductive vias are directed connected to each other without interposing protruded electrodes therebetween.

5

fabrication method of an interposer including a capacitor main body nearly plate-shaped and having a thermal expansion coefficient than 5.0 ppm/ $^{\circ}$ C, the capacitor main body having a first surface on which a semiconductor device of a 10 thermal expansion coefficient of 2.0 ppm/ $^{\circ}$ C or more and less than 5.0 ppm/ $^{\circ}$ C and having surface-connecting terminals are to be mounted, the capacitor main body further having a second surface formed with a recess, a plurality of interposer main body side electrically 15 conductive vias penetrating the interposer main body between the first surface and a bottom surface of the recess and adapted to be electrically connected to the surface-connecting terminals, and a capacitor disposed within the recess, the capacitor having a front 20 surface and a rear surface and a plurality of capacitor side electrically conductive vias passing through the front and rear surfaces and adapted to be electrically connected to the interposer side electrically conductive vias, the method being 25 characterized by comprising a step of forming unsintered ceramic body having the recess and first electrically conductive via forming holes, a step of filling a electrically conductive material in first electrically conductive via forming holes and 30 interposer forming unsintered thereby electrically conductive vias, a step of filling a ceramic material in the recess of the unsintered ceramic body and thereby forming unsintered ceramic layers that are later formed into dielectric of forming second body, step main a interposer electrically conductive via forming holes in the unsintered ceramic dielectric layers and filling a electrically conductive material in the second electrically conductive via forming holes thereby unsintered capacitor side electrically forming conductive vias, and a step of firing the unsintered ceramic body, the unsintered ceramic dielectric layers, the unsintered interposer side electrically conductive vias and the unsintered capacitor side electrically conductive vias all together thereby sintering same.

10

The entire contents of Japanese Patent Applications P2003-076536 (filed March 19, 2003), P2003-199234 (filed July 18, 2003) and P2003-432369 (filed December 26, 2003) are incorporated herein by reference.

Although the invention has been described above 20 by reference to a certain embodiment of the invention, limited to the embodiment invention is not Modifications and variations of the described above. embodiment described above will occur to those skilled in the art, in light of the above teachings. 25 example, while in the second embodiment the recess 99 is formed so as to be positioned at one central place of the interposer main body 98, it is not necessarily positioned at the central place. Further, as shown in FIG. 14, an interposer main body 98' of an interposer 30 of a modified semiconductor package 191 may be formed with a plurality of recesses 99' within which are disposed the respective capacitors 101'. Further,

though not shown, a plurality of capacitors 101 may be disposed within one recess 99. When this is the case, the capacitors 101 may be stacked in the thickness direction of the interposer 91 or may be arranged in the surface direction of the interposer 91. The scope of the invention is defined with reference to the following claims.